







FIG. 3

























































FIG. 18A



FIG. 18B









FIG. 19A










FIG. 19C OFFSET CALCULATION

T61 M DESIGN YMDC	OFFSET:	T_ M Design - 60
T61 E DESIGN YEDC	OFFSET:	T_ E Design - 60
T61 M&E DESIGN YA-DC	OFFSET:	max { T_E Design - 60, T_M Design - 60}
± T61 MOTHER BOARD LAT-DC	OFFSET:	max {T_E Design - 60, T_M Design - 60, T_ASIC - 60} + T_Board - 15
+ T61 ASIC CHIP NI-DC	OFFSET:	T_ ASIC - 60
NOTEBOOK T61 YDT-DC	OFFSET:	max {T_E Design - 60, T_M Design - 60, T_ASIC - 60} + T_Board - 15
IT MUST BE CALCULATED AFTER ALL M&E, ASIC AT ANY TIME t, IF T_ASIC etc. WILL TAKE THE VALUE OF t FOR THE CALCULATION		



FIG. 19D CHECKPOINT CALCULATION




FIG. 19E ENERGY CALCULATION

ENERGY ONEOGRAPION

- 0.5 * SIGN [CheckPoint BaseCheckPoint]
 - * K
 - * [CheckPoint BaseCheckPoint]~2

HERE K GIVES THE IMPORTANCE OF THE PROCESS

